Computing architectures exploiting optical interconnect and optical memory technologies

Abstract

This thesis proposes new optical systems that exploit Optical Interconnect and Optical Memory Technologies and synergizes them with processors in innovative Computing Architectures for increasing bandwidth and reducing energy consumption. The novel optically-enabled concepts proposed in this thesis are spanning from complete High Performance Computing network environments down to chip-scale multi-core computing architectures. At first, OptoHPC-Sim simulation platform is demonstrated which supports the system‑scale utilization of novel electro‑optical boards and routing technologies in complete and fully operational High Performance Computing network architectures. By using OptoHPC-Sim, an optical board-based High Performance Computing network architecture is proposed with the respective comparative simulation analysis demonstrating up to 190% mean throughput improvement and 83% mean packet delay reduction compared to world’s #3 Titan CRAY XK7 High Performance Computer network configura ...
show more
You must be a registered user to access all the services of EADD  Log In /Register

All items in National Archive of Phd theses are protected by copyright.

Handle URL
http://hdl.handle.net/10442/hedi/42017
ND
42017
Alternative title
Αρχιτεκτονικές και απόδοση υπολογιστικών συστημάτων με χρήση οπτικών τεχνολογιών διασύνδεσης και οπτικής μνήμης
Author
Maniotis, Pavlos Panagiotis
Date
2017
Degree Grantor
Aristotle University Of Thessaloniki (AUTH)
Committee members
Πλέρος Νικόλαος
Μήλιου Αμαλία
Τσίχλας Κωνσταντίνος
Γούναρης Αναστάσιος
Παπαδημητρίου Γεώργιος
Παπαδόπουλος Απόστολος
Βυρσωκινός Κωνσταντίνος
Discipline
Natural Sciences
Computer and Information Sciences
Engineering & Technology
Electrical Engineering, Electronic Engineering, Information Engineering
Keywords
Optical-enabled HPC network simulation; Optical cache memory architecture; Optical cache-based chip multiprocessor architecture; All-optical ternary-content addressable memory architecture
Country
Greece
Language
English
Description
168 σ., im., tbls., fig., ch.